Galeorstack- A Novel Leakage Reduction Technique for Low Power VLSI Design
نویسندگان
چکیده
منابع مشابه
Galeorstack- A Novel Leakage Reduction Technique for Low Power VLSI Design
Leakage power consumption plays a significant role in current CMOS technology. International Technology Roadmap for semiconductors reports that leakage power consumption dominates the total chip power consumption as technology advances to nano scale. Most of the battery operated applications such as cell phones, Laptops etc requires a longer battery life, which can be made possible by controlli...
متن کاملA Novel Leakage Reduction Technique for Ultra-low Power in VLSI Circuit
The modern portable devices demands ultra-low power consumption due to the limited battery size. Major concerns of VLSI designers were high performance with minimal size earlier. The fast growth in portable computing and wireless communication has led to the power dissipation along with heating. The leakage causes static power consumption is exceeding the dynamic power in the sub-nanometer desi...
متن کاملAnalysis of Leakage Power Reduction Techniques for Low Power VLSI Design
Power dissipation has become one of the major concerns of VLSI circuit design with the rapid launching of battery operated applications. In high performance designs, the leakage component of power consumption is comparable to the switching component. This percentage will increase with technology scaling unless effective techniques are introduced to bring leakage under control. In this paper, an...
متن کاملA Novel Bus Encoding Technique for Low Power VLSI
Low power VLSI circuit design is a must for present and future technologies. One of the ways of reducing power in a CMOS circuit is to reduce the number of transitions on the bus and Bus Invert Coding is a widely popular technique for that. In this paper we introduce a new way of coding called the ShiftInv Coding that is superior to the bus invert coding technique. Our simulation results show a...
متن کاملLow Power State Retention Technique for CMOS VLSI Design
Mobile computing and mobile communication applications which are powered by battery, the battery life is a major concern. Leakage power dissipation is critical in VLSI circuits as the battery leaks even when devices are in idle state. To reduce leakage power as well as total power in CMOS logic gates and circuits a new circuit technique called LPSR Technique is proposed in this paper. Earlier w...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Computer Applications
سال: 2012
ISSN: 0975-8887
DOI: 10.5120/7370-0146